

A low-cost quadrature decoder/counter interface integrated circuit for AC induction motor server control

CHUA-CHIN WANG[†][‡], PO-MING LEE[†], YI-LONG TSENG[†] and CHI-FENG WU[†]

An AC motor server control IC which performs the quadrature decoder, counter, and bus interface function is presented in this paper. This interface IC employing TSMC 0.6 μ m SPTM technology has been fabricated and tested and the results indicate that its function fully works. A novel noise filter logic is included in the design which allows reliable operations in noisy environments. It also contains a quadrature decoder such that the phase lag of an external clock and the input signal can be determined.

1. Introduction

Although advanced microprocessors with higher computing capability and execution speed are used in motor control (Tzou and Hsu 1997), certain interface integrated circuits (ICs) are still required in the build-up of control systems (Jahkonen et al. 1991, Hoang 1994). Figure 1 shows the H/W architecture of an AC induction motor motion controller is shown. A critical component of the motor motion controller is the decoder/counter interface between the induction motor and the DSP microprocessor. The function of this interface IC is to read the output signals delivered from motor encoder, and then decode/count into a 16-bit data which in turn is sent to the S/W controller, e.g. a digital signal processing (DSP) processor, to compute the angle of the rotor of the induction motor. Several problems need to be resolved. First, the reduction or the removal of the noise since the motor usually operates in such an imperfect environment. Second, the rotational direction of the rotor must be determined. In prior designs for such an interface (Chung 1995), a total of eight 74193s (4-bit counter), four 74373s (8-bit latch), and certain noise filter and decoder (Hewlett Packard) are needed to achieve the required functions. A large portion of board area is thus wasted. We have designed and fabricated this interface chip and tested it by Integrated Measurement System (IMS) testing equipment to verify its functions correctly. It turns out to be a simple turn-key solution for such an interface.

2. AC induction motor control interface IC

2.1. Required functions

2.1.1. Digital noise filtering. Since motors are usually operating in noisy environments which might introduce unwanted digital noise in the encoder's output owing

Received 4 March 1999. Accepted 28 January 2000.

†Department of Electrical Engineering. National Sun Yat-Sen University, Kaohsiung, Taiwan 80424

‡Corresponding author. E-mail: ccwang@ee.nsysu.edu.tw




Figure 1. The H/W architecture of an AC induction motor motion control.

to coupling or vibration, a digital noise filter is responsible for rejecting noise on the incoming signals. There are two methods to improve noise rejections: Schmitttrigger inputs and a multi-clock-cycle delay filter which can be combined to reject low-level noise and short-duration spike noise that typically occur in motor system applications.

2.1.2. *Quadrature decoder*. The rotation direction of the rotor is important for many applications. A decoder is required to decode the incoming filtered signals into count information. This circuitry multiplies the resolution of the input signals by a factor of four. When using an encoder for motion sensing, the user will benefit from higher resolution by being able to provide a better control system.

2.1.3. *Position counters.* 16-bit counters which counts on rising clock edges are needed. The system can utilize the counters in several ways. First, if the system total range is less than 16-bit range, the count represents the absolute position of the rotor. Second, if the system count is larger than 16-bit range, the count data can be used as relative or incremental position input for a system S/W computation of absolute position.

2.2. Architecture of motor control interface IC

The general spatial relationship of motor, control circuits, and the interface IC is presented in figure 2. The entire design is named as counter10053 which consists of two counter circuits, counter10051 and counter10052. The functions of counter10051 are to receive a pair of signals sent by the encoder of motor sensor, CHA and CHB, and then quadratually decode them to determine the rotation direction of the motor. The 16-bit counter of counter10051 records the position of motor which will be passed to the motor indirect control circuit, e.g. a DSP processor. In contrast, the functions of counter10052 are employed to receive the command signals of the motor indirect control circuitry to generate the count up or count down signals to the motor direct control circuitry, e.g. a motor driver. The 16-bit counter of counter10052 then records the destination position of the motor.

Besides the mentioned two major components, the proposed interfacing circuit also contains certain glue logic, including inhibit logic, output drivers, and mode selection MUXz. The schematic of entire counter10053 is shown in figure 3.




Figure 2. General spatial relationship of motor, control circuit, and the interface IC.




Figure 3. The schematic of entire counter10053.

2.2.1. *Internal circuits of counter10051*. The major function of counter10051 is to quadratually decode the pair of signals from the motor encoder and record the position of motor. As shown in figure 4, it contains the following modules.

newfilter_500k. This filters out the noise that is over 500 kHz. The upper part of figure 5 is used to divide the 10 MHz clock frequency to 5 MHz. After passing through a Schmitt trigger buffer, the input signal is cleaned up which in turn is passed to a five-bit delay filter. The filter is composed of five DFF, i.e. new_dff, a NAND, a NOR, and an XOR such that the output of the XOR is 0 if all of the five sampled data on DFFs are all 0s or all 1s. Thus, when the O/P of XOR is 0, a new signal will be generated. Otherwise, the old signal (last state) of the output will be repeated again through the feedback loop at the DATAOUT of figure 5.




Figure 4. The schematic of counter10051.




Figure 5. The schematic of newfilter_500k.

1056

ABCD. Referring to figure 6, this circuit stores the values on CHA and CHB in two consecutive clocks, which are provided to the oldmethod block to determine the rotation direction of the motor.

oldmethod. Based on the signals delivered from ABCD module, the circuit shown in figure 7 decodes them and provides the count up or count down information.

- (1) If the sequence of (CHA CHB) is $(00) \rightarrow (01) \rightarrow (11) \rightarrow (10) \rightarrow (00)$, the motor rotates counter clockwise (i.e. reversely). The output is countdown = 0 and countup = 1
- (2) If the sequence of (CHA CHB) is $(00) \rightarrow (10) \rightarrow (11) \rightarrow (01) \rightarrow (00)$, the motor rotates clockwise. The output is countdown = 1 and countup = 0.

newtest. The module shown in figure 8 consists of 16 toggle flip-flops (TFF), two NORs, and two NANDs. In fact, it is a 16-bit positive edge-triggered counter. Notably, in order not to misjudge the signals sent from the oldmethod module during the initialization of the chip, a filter circuit is inserted at the inputs. The filter circuits locks the countup and countdown in the first two clock cycles after the reset or initialization. The 16-bit counter, thus, starts to count after two cycles.

output & output buffer. Referring to figure 9, the high impedance output is achieved by driving the PMOS of output pad by logic 1 and the NMOS by logic 0. Thus, these




Figure 6. The schematic of ABCD.






Figure 7. The schematic of oldmethod.








Figure 9. The schematic of output and outputbuffer.

driving signals have to be split before arriving at the pad. The splitting of the driving signals is controlled by L0' at logic 1. Note that the L/W ratios of the output buffers are tuned to be able to drive the pre8h cell (an inverter to drive a pad) provided by CIC.




Figure 10. The schematic of new_dff.




Figure 11. The layout of the proposed interface IC.

	And Land 1941 C							13
8 8 1 21 4 10 5 10 5 10	·			Franslant (Seps)				CHA
		1 1	,	1		1	1.1	
6.6 H 19 P			L					CHB CLK CLR0'
2 2 UM	LINATURATION AND	GALIGUALITALICIF.	LAG VILLO VIPLON VIPLO	רמאניר במנייר מאנייר אווייר אווייר	FUILL LEADER OF DEALER AND THE CO	AND VERY AND A DESCRIPTION	WARDER FREE WARDEN	CLR0'
0.00 510-0			•	•	-			CLR0 CLR1
130 130 130 130							•	COUNTDOV
			<u>_, </u> _ г	`		L _		COUNTU
1.005 4150 4150 4150 4150					,			
2.4	. /	1			l			INH0'
arta Marataor	vi a mentra Auto Lutert Part C	Spetik on		Instancient Rospon				11 Ul
5.6 .6	i inesti i				, ,			·
5.12 4.12								' INH1'
0.01 0.0 0.0 0.0 0.0 0.000 0.0000 0.0000	au 200 do				1			L0'
24.091 14136-142 17.499975	st zue Nr	-						LU
4 141473								MSEL0
5.0005 7.0005	: /03521							
4.000/								- WOLLI
×100 K 20 F 70 F 70 F					7	-		SEL0
2162 B 2162 B 21.0	ST 200-16	-						CEL 1
5.0 5.0 5.0 9.0 2.0		1.8	a.'e	7'30	105		18	sella
				And Apply D		in properties	eplementers (ht a	counter100
6.0 ¹⁰⁰	• - 48/00/241		1.1				1.1.2.1	Q0
- 1.9 - 1.9	- : /10/10/2007	1 1.				•	1 1 2 1	. 01
1.10 B 6.10 B 6.10 J	-1-216/00#23	· · · ·				-	· · ·	- 02
-1 e 510 B	•. anotze		7			•		F
1.00 -110 P C.00	20200113		1			2		Q3
1.10 1.10 2.10		•		•	. !	-		· • • • • • •
-10 0	. anouters					L.		• Q5
109-0 109-0 -0.0 510-5 5.0 2.0 2.0 2.0 -0.0 -	· · /M/million				•			Ø
-4.2 0		1.00	de	2.60	цё. *		n.k.	Ф7
10/314 5	e Della Managaria		W	rendero.		An exercise	COMPLEX STREET	Free construction of the second
		dia.		Impelent Despans	-			() why
10	1820012-18							Q8
- 1010		1			· · · ·			— Q9
TORG.	- Alleydowith a							Q10
190	18/16/02							Q11
1000.	 Stephenet 2 < 2 					1		Q12
300 - 0 APL	18/16/123	ı		÷.,		ι		Q13
0.00 ····	- ZPELANDES -							Q14
	 Allendertichet Sün 	4.0			1.8.		14.	Q15
				6.8 • • • •	140	•••••••••••••••••••••••••••••••••••••••		Con man and Const
iola Window	VI AND AND	< Option		constant (Larg				counter 100
- 1 00 55 - 1 00 55 - 1 00 55	•/h8/soct46	<u> </u>					L	Q0
0.9 - 1 ol	لـــــ 1100-015 مر. 1				1 A 1			
					1 I.			· 01
- 1.42	 ABEA relation 			· · ·				Q1 Q2
0.8 - 1.0 - 1.0 - 1.0 - 1.0	- : JBD/metri 			· · ·			• •	Q2
$\begin{array}{c} \phi, \varphi \\ -1.4\theta \\ \phi, \varphi \\ \phi, \varphi \\ -1.6\theta \\ \phi, \varphi \\ -1.6\theta \\ \phi, \varphi \\ \phi, \varphi \\ -1.6\theta \\ -$				· ·			• •	Q2 Q3
0.2 - 1.4 - 1.				· · ·			· ·	Q2 Q3 Q4
$\begin{array}{c} 0.72\\ -1.46\\ 0.726\\ -1.66\\ 0.76\\ -1.06\\ 0.76\\ -1.06\\ 0.76\\ 0.76\\ -1.06\\ 0.76\\ -1.06\\ 0.76\\ -1.06\\ -1$				· · ·			· ·	Q2 Q3 Q4 Q5
8,13,8 - 13,8 - 14,8 - 14,8							· '	Q2 Q3 Q4 Q5 Q6
4,52 -1.45 -1.			- - 	. !			· · ·	Q2 Q3 Q4 Q5 Q6 Q7
- 14.44		18	4 (g	en prevente o		1. 33. BOTT	• • •	Q2 Q3 Q4 Q5 Q6
10.1 10.10		18	4 (g.	control Roger or		·	1 1	Q2 Q3 Q4 Q5 Q6 Q7
100 **		18	4 14 8. 80	en prevente o		1. - 44. 2007	• 1	
103 ** 5 # - 1.0 3.00 - 1.0 -		18	* 10	en prevente o		и. И. Мог	• • • • • • • • • • • • • • • • • • •	
*103 * 0 # -1.0 -1.0 0 0 0 0 0		18	* 10	en prevente o			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Q2 Q3 Q4 Q5 Q5 Q7 Q7 Q6 Q7 Q7 Q10
103 ** 5 # - 1.0 3.00 - 1.0 -		18	*10	en prevente o			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Q2 Q3 Q4 Q5 Q7 Q7 Q7 Q1
103 ** 5 # - 1.0 3.00 - 1.0 -		18	18 8.00	en prevente o			• 1 • 1 • 1 • 1 • 1 • 1 • 1 • 1	Q2 Q3 Q4 Q5 Q5 Q6 Q7- 0 Q9 Q10 Q11 Q12
103 ** 5 # - 1.0 3.00 - 1.0 -		18	100 90.00	en prevente o			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Q2 Q3 Q4 Q5 Q5 Q7 Q7 Q7 Q7 Q7 Q7 Q7 Q7 Q7 Q7 Q7 Q7 Q7
		18	1.00 	en prevente o		· · · · ·	· · ·	Q2 Q3 Q4 Q5 Q5 Q7- Q7- Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1
100 - 100 -		18		en prevente o		н. ме	1 1 1 12. 12. 12. 12. 12. 12. 12. 12. 12	Q2 Q3 Q4 Q5 Q5 Q7 Q7 Q7 Q7 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1
	JUNEAR DE LA CONTRACTÓN DE LA CONTRACTÍN DE LA CONTR		· · · · · ·	Production (From Pro-				Q2 Q3 Q4 Q4 Q5 Q5 Q7 Q7 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1
				randorf Response				Q2 Q3 Q4 Q4 Q5 Q5 Q7 Q7 Q7 Q10 Q11 Q12 Q13 Q14 Q14 Q15 Q15 Q15 Q15 Q15 Q15 Q15 Q15 Q15 Q15
			6.10 6.10	Production (From Pro-				Q2 Q3 Q4 Q5 Q6 Q7 Q7 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1
				Production (From Pro-				Q2 Q3 Q4 Q4 Q5 Q5 Q7 Q7 Q7 Q10 Q11 Q12 Q13 Q14 Q14 Q15 Q15 Q15 Q15 Q15 Q15 Q15 Q15 Q15 Q15
			6.10 6.10	Production (From Pro-				Q2 Q3 Q4 Q4 Q5 Q5 Q7 Q10 Q10 Q11 Q12 Q13 Q14 Q13 Q14 Q13 Q14 Q15 Counter 1005 D0_N D1_N D1_N D1_N
			6.10 6.10	Production (From Pro-				Q2 Q3 Q4 Q5 Q6 Q7 Q7 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1
			6.10 6.10	Production (From Pro-				Q2 Q3 Q4 Q4 Q5 Q5 Q7 Q7 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1
			6.10 6.10	Production (From Pro-				Q2 Q3 Q4 Q4 Q5 Q5 Q7 Q10 Q11 Q12 Q13 Q14 Q14 Q15 Counter1005 D0_N D0_N D1_N D2_N D3_N D4_N D5_N
			6.10 6.10	Production (From Pro-				Q2 Q3 Q4 Q5 Q6 Q7 Q2 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1
				International Fordard on Analysis of the second sec	· · · · · · · · · · · · · · · · · · ·			Q2 Q3 Q4 Q4 Q5 Q6 Q7 Q7 Q8 Q9 Q10 Q11 Q12 Q13 Q14 Q15 Counter1005 D0_N D1_N D1_N D2_N D4_N D5_N D6_N D2_N
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				rundoni Rodri n	· · · · · · · · · · · · · · · · · · ·			Q2 Q3 Q4 Q5 Q6 Q7 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1
				And New York				Q2 Q3 Q4 Q4 Q5 Q6 Q7 Q7 Q8 Q9 Q10 Q11 Q12 Q13 Q14 Q15 Counter1005 D0_N D1_N D1_N D2_N D4_N D5_N D6_N D2_N
				Analysis (1997)				Q2 Q3 Q4 Q5 Q6 Q7 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1
		4,50 4,50		Analysis (1997)				Q2 Q3 Q4 Q5 Q6 Q7 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1
		4,50 4,50		Analysis (1997)				Q2 Q3 Q4 Q4 Q5 Q6 Q7 Q7 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1
		4,50 4,50		Analysis (1997)				Q2 Q3 Q4 Q5 Q6 Q7 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1
		4,50 4,50		Analysis (1997)				Q2 Q3 Q4 Q4 Q5 Q6 Q7 Q7 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1
		4,50 4,50		Analysis (1997)				Q2 Q3 Q4 Q4 Q5 Q6 Q10 Q11 Q12 Q13 Q14 Q15 Counter 1005 D0_N D1_N D1_N D1_N D1_N D2_N D3_N D4_N D5_N D5_N D5_N D5_N D5_N D5_N D5_N D0_P D1_P D1_P D1_P D3_P D4_P
		4,50 4,50		And New York				Q2 Q3 Q4 Q4 Q5 Q6 Q7 Q7 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1 Q1

Figure 12. The HSPICE simulation results.

2.2.2. Internal circuits of counter10052. The design of counter10052 is similar to that of counter10051 except that filter module, newfilter_1m, is different from the filter employed in counter10051. 'newfilter_1m' is tuned to filter out any noise over 1 MHz frequency.

2.2.3. Special cells for motor applications. In order to consume less chip area, the DFF and TFF required in the above circuits are re-designed. We give up the static CMOS style. In contrast, we adopt a CPL-like design to develop a new_dff as shown in figure 10. A total of 14 transistors are used in the proposed new_dff, while 36 transistors are needed if a traditional DFF design is used. Similarly, a new_tff is also proposed to replace the traditional TFF.

3. HSPICE simulation and chip testing

The entire chip is custom designed with TSMC 0.6 μ m SPTM technology. The layout is shown in figure 11. Before the layout was signed off, we had simulated the chip with HSPICE. The result is illustrated in figure 12 which shows that the function is correct in any case. This chip was fabricated through the help of CIC and TSMC. The IC number in CIC is T06-87B-04e. The chip area is $1.8 \times 1.8 \text{ mm}^2$.

The chip in the DIP package then was tested by the IMS (Integrated Measurement System) of National Cheng-Kung University. The results are shown in figures 13 and figure 14. Figure 13 indicates that the expected vector is identical to

ttern Contro	Total	error cour	it: O	Cycle =	0	Pattern Com	ntrol	Total	error coum	it 🕴	Dycle =
י ד ק	nun ci ci sscoln ssln ceehhrhleerhc c			Instruction			3 1 1	am ci ci ssccin sslr csehhrhieerhc c			Instructions
	ullab2001111d 1 -01 k		ddcddddd 76543210			ALL N Sequence U	0 E	ullab0001111d 1 -)1 k	76543210	ddddddd 76543210	
, i	1111101001011 1 1111101001011 0		00000000			40 41		11101:1000111 1 11101:1000111 0	200000000	00000111	
2	1111111000011 1		00000000			42		111111:1000111 1		22221222	
3	1111111001011 0	3202022023	00000000			43		11111111000111 0	200000000	00001000	
	1111111010011 1					44		11110:1000111 1		00000111	
	1111111011011 0 1111111010110 1		00000000			45 46		11110:1000111 0 11100:1000111 1		00000111 00000110	
	11111111010111 0		00000000			40		11100:1000111 0		00000110	
	111111101010110 1		00000000			48		11101:1000111 1		00000101	
	11111110101111 0		00000000			49		11101:1000111 0		00000101	
	1111111010110 1					50		11111:1000111 1		00000100	
	1111111010111 0					51		1111111000111 0		00000100	
	1111111010110 1					52		11110:1000111 1		00000011	
	1111111010111 0					53		11111:1000111 1		00000011	
	1111111010111 1					54 55		11111:1000111 1		00000011	
	1111111010111 0 1111111010111 1					56		11111111001111 1 11111110101111 1		000000000000000000000000000000000000000	
17	01111110101111 0					57		11111:101010111 1		00000000	
	11111110101111 1					58		1111111000111 1		000000011	
	11111110101111 0					59		11111:1010110 0		000000000	
20	01111110101111 1					60		1111111010111 1	200000000	11111111	
	11111110101111 0					61		11111111110110 0		11111111	
22	1110011000111 1		00000000			62		11111:1:10111 1		:1:11111	
	1110011000111 0					63		11111:1010111 1		:1:11110	
	1111011000111 1		00000000			64 65		1111111010110 1		11:11110	
	1111011000111 0 1111111000111 1		00000000			66		111111:10101111 0 111111:1010110 1		11111101	
	1111111000111 0		00000000			67		1111111010111 0		11:1110	
	1110111000111 1		00000001			68		11111:1010110 1		:1:1110	
	1110111000111 0		00000001			69		111111:1010111 0		1111011	
	1110011000111 1	200000000	00000010			70		11111111010110 1		11111011	
31	1110011000111 0					71		11111:1010101 0		11111010	
	1111011000111 1		00000011			72		1111111010100 1		11111010	
	1111011000111 0		00000011			73 74		11111:1010101 0		11111010 11111010	
	111111110001111 1 111111110001111 0		00000100			74		111111:10101C0 1 111111:10101111 0		11.11010	
	1110111000111 1					75		1111111010111 0		11:11010	
	1110111000111 0					17		111111:1010111 0		11:11010	
	1110011000111 1		00000110			78		11111:1010110 1		11111001	
39	1110011000111 0		00C00110			79		1111101001011 0	300000000	00000000	
	1110111000111 1		00C00111			80		1111101001011 1	300000000	00000000	
	1110111000111 0		00000111			81		11111:1000111 0		000000000	
	1111111000111 1		szez 1zzz			82		11111:1001111 1		00000000	
	1111111000111 0		00001000			83		11111:1010111 0		00000000	- 1.
	1111011000111 1		00000111			84 85		111111101011111 1 1111101001011 0		00000000	Halt
	1111011000111 0 1110011000111 1		00C00111 00C00110			85		1111101001011 1			

Figure 13. The IMS test result of mode 4.




Figure 14. The IMS testing condition settings.




Figure 15. The die photo of the proposed interface IC.

the outputs of the chip. We thus conclude that the function of the design fully works. Figure 14 shows the testing parameters. The major delay stems from the pads which introduce about 8 to 10 ns delay. However, the operating clock frequency is still adequate for normal motor operations. Figure 15 is the die photograph of the physical chip.

4. Conclusion

We propose a novel design for the motor server control interface in which the quadrature decoder, the counter, and the bus interface functions are all integrated in a chip. The areas of the proposed design turn out to be less than those of another chip which contains identical functions, HCTL-2020. The chip has also been tested by Philips Semiconductor Ltd. (Taiwan) and the results turn out to be very appealing.

Acknowledgements

This research was partially supported by National Science Council under grant NSC 87-2215-E-110-010. Mr. Wu is with Philips Semiconductor Ltd. (Taiwan) as a manager of IC testing division.

References

- CHUNG, C.-F., 1995, Integral variable structure model following control for vector-controlled AC induction motor drivers, M.S. thesis, Dept. of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan.
- HEWLETT PACKARD, Quadrature Decoder/Counter interface ICs HCTL-2000, 2016, 2020.
- HOANG, L.-H., 1994, Microprocessor and digital IC/s for motion control. *Proceedings of the IEEE*, **82**, 1140–1163.
- JAHKONEN, P. P., OVASKA, S. J., VAINIO, O., and TENHUNEN, H., 1991, An integrated digital motion control unit. *IEEE Transactions on Instrumentation and Measurement*, 40, 654– 657.
- PEATMAN, J. B., 1998, Design with PIC Microcontroller (Englewood Cliffs, NJ: Prentice Hall).
- TZOU, Y.-Y., and HSU H.-J., 1997, FPGA-based SVPWM control IC for PWM inverters. *IEEE Transactions on Power Electronics*, **12**, 953–963.
- WANG, C.-C., and FAN, C.-L., 1997, Digital design of discrete exponential bidirectional associative memory. *Journal of VLSI Signal Processing*, 15, 247–257.
- WANG, C.-C., and TSENG, Y.-L., 1998, A quadrature decoder/counter interface IC for AC induction motor server control. *The 9th VLSI Design/CAD Symposium*, Nantou, Taiwan, pp. 281–284.
- WANG, C.-C., WU, C.-F., HWANG, R.-T., and KAO, C.-H., 1997, A low-power and high-speed dynamic PLA circuit configuration for single-clock CMOS. 1997 National Computer Symposium (NCS'97), vol. 2, Taichung, Taiwan, pp. C-57–C-62.