- [7] C.-C. Wang, C.-J. Huang, and K.-C. Tsai, "A 1.0 GHz 0.6-μm 8-bit carry lookahead adder using PLA-styled all-*N*-transistor logic," *IEEE Trans. Circuits Syst. II*, vol. 47, pp. 133–135, Feb. 2000.
- [8] D. Dozza, M. Gaddoni, and G. Baccarani, "A 3.5 ns, 64 bit, carry-lookahead adder," in *Proc. 1996 IEEE Int. Symp. Circuits and Systems*, vol. 2, June 1996, pp. 297–300.
- [9] R. P. Brent and H. T. Kung, "A regular layout for parallel adders," *IEEE Trans. Comput.*, vol. C-31, pp. 260–264, Mar. 1982.

High Fan-In Dynamic CMOS Comparators With Low Transistor Count

Chua-Chin Wang, Po-Ming Lee, Chi-Feng Wu, and Hsin-Long Wu

Abstract—In this brief, we propose several high fan-in dynamic CMOS comparators with low transistor count, high speed and low power. Major features of the proposed comparators are the rearrangement and reordering of transistors in the evaluation block of a dynamic cell. These comparators can be used as equality comparators, mutual comparators and zero/one detectors, which are widely used in build in self test and memory testing. Furthermore, a 64-bit fast dynamic CMOS comparator is implemented using the proposed dynamic comparator. The measured worst delay of the physical chip with pads is 12 ns.

Index Terms—Dynamic comparator, high fan in, build in self test (BIST), zero/one detector, testing.

I. INTRODUCTION

Wide bit comparators are required in modern circuits design and design for testability such as equality comparison, mutual comparison, and zero/one detection. The comparator is also a key component in the design of parallel testing, signature analyzer, and build in self test (BIST) circuits [1], etc. When a large fan in is required, serial static CMOS gates or the most common high fan-in circuit, i.e., dynamic logic, has to be used [2]–[4]. The prior comparators either need a large area overhead, have long delays, or possess high power consumption [5]. In order to resolve the difficulties introduced by the prior comparators, we propose three types of dynamic comparators to overcome the mentioned problems. The proposed circuits are simulated with $0.35-\mu$ m CMOS 1P4M technology. Their simulation results reveal appealing outcomes. Moreover, a physical 64-bit comparator chip is implemented and fabricated on silicon using 0.5- μ m 2P2M CMOS technology to verify the feasibility of the proposed circuits.

II. EQUALITY COMPARATOR

A. Prior Equality Comparators

1) XOR-Based Equality Comparator: An example is shown in Fig. 1(a). The advantage of this structure is that the XOR-based

Manuscript received April 1, 2002; revised September 5, 2002. This work was supported in part by the National Science Council under Grant NSC 87-2215-E-110-010 and Grant NSC 86-2622-E-009-009, and in part by the Academic Foundation of Taiwan ERICSSON Co. Ltd. This paper was recommended by Associate Editor Y. Ismail.

C.-C. Wang, P.-M. Lee, and H.-L. Wu are with the Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung 80424, Taiwan, R.O.C. (e-mail: ccwang@ee.nsysu.edu.tw).

C.-F. Wu is with Wafer Testing Factory of Philips Semiconductors, Kaohsiung 811, Taiwan, R.O.C., and also with the Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung 80424, Taiwan, R.O.C.

Digital Object Identifier 10.1109/TCSI.2003.816338

comparator can be built by using standard cells. However, if lots of inputs are required, a high fan-in NOR gate is needed. Otherwise, the high fan-in NOR gate must be composed of a tree of smaller NOR gates.

2) Pass-Gate Logic Comparator: An example is given in Fig. 1(b). Transmission gates might be used in low-power circuit designs. This structure does not draw any dc current, but it is slow for long comparators. Besides, the output current will be reduced by the long series of pass transistors if the number of inputs increases. If the output current needs to be kept at a given magnitude, buffers must be inserted in the long chain of the pass transistors.

3) Pseudo-nMOS Comparator: As shown in Fig. 1(c), another kind of the comparator was proposed. This gate draws the dc current, but it is small and fast. The major shortcoming of this circuit is that it can't provide a full-swing output voltage. One solution is to add a buffer at the output side. However, it will then increase the area of the circuit and seriously jeopardize the speed.

B. Proposed Dynamic Equality Comparator

Our proposed dynamic CMOS 4-bit equality comparator is shown in Fig. 1(d). When the clock (CLK) is low, NODE_1 is precharged to the voltage of the power supply (VDD). If $A\langle 0 \rangle$ and $B\langle 0 \rangle$ are both high, then N1 and N2 are ON and P1 and P2 are OFF. Thus, no current path exists during the evaluation period, and then NODE_1 will be kept high. If $A\langle 0 \rangle$ is high and $B\langle 0 \rangle$ is low, then N1 and P2 are on. Thus, a current path is formed between NODE_1 and ground through P2 and N1 during the evaluation period. Then NODE_1 will be pulled down. The operation for $A\langle 1\rangle B\langle 1\rangle$, $A\langle 2\rangle B\langle 2\rangle$, and $A\langle 3\rangle B\langle 3\rangle$ is similar. In short, when any pair of $A\langle i\rangle B\langle i\rangle$ is not equal, a current path will be formed and NODE_1 will be low. By contrast, if $A\langle i\rangle$ is equal to $B\langle i\rangle$ for all *i*, NODE_1 will keep high [6].

The pull-up time is determined only by the pull-up transistor P0, but the ground switch N0 will increase the pull-down time. Note that the ground switch may be omitted if the inputs of every pair are guaranteed at the same states during the precharge period [2], [5].

III. MUTUAL COMPARATOR

By a similar thought, we can also improve the mutual comparators. The term "mutual comparator" means that all inputs must be of the same value. Mutual comparators are usually used in the parallel testing of memory where the outputs of the memory cell arrays are mutually compared.

A. Prior Mutual Comparator

Fig. 1(e) shows a typical 4-bit mutual comparator circuit. $D\langle 0 \rangle$ is compared with $D\langle 1 \rangle$, $D\langle 1 \rangle$ is compared with $D\langle 2 \rangle$, $D\langle 2 \rangle$ with $D\langle 3 \rangle$, and optionally $D\langle 3 \rangle$ may be compared with $D\langle 0 \rangle$. The output of the comparators, consisting of XOR gates, are fed into an NOR gate in order to generate the error signal [7].

B. Proposed Dynamic Mutual Comparator

Our 4-bit mutual comparator is shown in Fig. 1(f). When the CLK is low, NODE_1 is precharged to VDD. If $D\langle 0\rangle$, $D\langle 1\rangle$, $D\langle 2\rangle$, and $D\langle 3\rangle$ are all high, then N0, N1, N2, and N3 are on and P0, P1, P2, and P3 are all off. Thus, no current path exists during the evaluation period, and then NODE_1 will remain high. If $D\langle 0\rangle$, $D\langle 1\rangle$, $D\langle 2\rangle$, and $D\langle 3\rangle$ are all low, then N0, N1, N2, and N3 are off, and P0, P1, P2, and P3 are all on. Again, no current path exists during the evaluation period, either. Then, the NODE_1 will be kept high. If any input is different from the others, there will be some NMOS and some PMOS turn on



Fig. 1. Schematics of the comparators. (a) XOR-based equality comparator. (b) Pass-gate logic comparator. (c) Pseudo-nMOS based comparator. (d) Proposed 4-bit dynamic CMOS equality comparator. (e) Typical 4-bit mutual comparator. (f) Proposed 4-bit dynamic CMOS mutural comparator.

simultaneously. Consequently, a current path will be formed between NODE_1 and ground during the evaluation period. NODE_1 will then be discharged to low.

IV. ZERO/ONE DETECTOR

A. Prior Zero/One Detector

1) *Tree Style:* Constructing a tree of AND gates can detect the scenario when all inputs are "1," as shown in Fig. 1(g). The delay from input to output of this kind of design is proportional to log N, where N is the bit length of the word. Notably, if the scenario is detected when all inputs are "0," another AND tree is required.

2) *Ripple Style:* If the word being checked has a natural skew in the outputs, the designer might consider mimicking the delay in the "one" detector as shown in Fig. 1(h). Similar to the prior equality comparators, a small and fast zero/one detection circuit of pseudo-nMOS can

be used for word length of up to 32 bits. As for large word length data, the pseudo-nMOS gate can be split into 8- or 16-bit chunks [5].

3) Deterministic Comparator: The deterministic comparator is similar to the zero/one detector. The only difference is that the deterministic comparator is used to detect whether all of the inputs have the same binary value or not instead of simply checking all 1's or all 0's. The deterministic comparator is also employed in the parallel testing of memory where the outputs of the arrays are compared against the expected data, referring to Fig. 1(i). Once again, this circuit will suffer scalability problem like the prior equality comparators. If there are a large number of inputs, a high fan-in NOR gate is needed. Otherwise, the NOR gate must be realized by a tree of smaller NOR gates.

B. Proposed Dynamic Deterministic Comparator

The proposed circuit of a 4-bit deterministic comparator is shown in Fig. 1(j). When the CLK is low, NODE_1 is precharged to VDD.



Fig. 1. (Continued) Schematics of the comparators. (g) Prior zero/one detector: Tree mode. (h) Prior zero/one detector: Ripple mode. (i) Prior deterministic comparator. (d) Proposed 4-bit dynamic CMOS zero.one compartor.

 TABLE I

 COMPARISON OF ALL COMPARATORS (SPEED, POWER DISSIPATION, AND INPUT CAPACITANCE: Cg IS THE GATE CAPACITANCE, AND Cs IS THE SOURCE CAPACITANCE)

Equality comparator	Input Capacitance	Delay (ns)	Power (W)
(10T XNOR) (4T XNOR) (6T XOR A terminal) (6T XOR B terminal) Fig. 1(a) Fig. 1(b) Fig. 1(c) Fig. 1(d) proposed	$\begin{array}{c} 2 \ \mathrm{Cgp} + 2 \ \mathrm{Cgn} \\ \mathrm{Cgp} + \mathrm{Cgn} + \mathrm{Csn} \\ 2 \ \mathrm{Cgp} + \mathrm{Cgn} + \mathrm{Csp} \\ \mathrm{Cgp} + \mathrm{Cgn} + \mathrm{Csp} + \mathrm{Csn} \\ 3 \ \mathrm{Cgp} + 2 \ \mathrm{Cgn} + \mathrm{Csp} + 2 \ \mathrm{Csn} \\ \mathrm{Cgp} + 3 \ \mathrm{Cgn} \\ \mathrm{Cgp} + 2 \ \mathrm{Cgn} \\ \mathrm{Cgp} + \mathrm{Cgn} \\ \mathrm{Cgn} \\ \mathrm{Cgn} \\ \mathrm{Cgp} + \mathrm{Cgn} \\ \mathrm{Cgn} \\$	0.71923 1.2469 0.081813 0.83817	$\begin{array}{c} 4.649 \times 10^{-5} \\ 4.987 \times 10^{-5} \\ 1.272 \times 10^{-3} \\ 2.806 \times 10^{-4} \end{array}$
Mutual comparator	Input Capacitance	Delay (ns)	Power (W)
12T XOR A terminal 12T XOR B terminal Fig. 1(e) Tiny XOR-based Fig. 1(f) proposed	$\begin{array}{c} 2 \ \mathrm{Cgp} + 2 \ \mathrm{Cgn} + 2 \ \mathrm{Csp} + \mathrm{Csn} \\ 2 \ \mathrm{Cgp} + 2 \ \mathrm{Cgn} + \mathrm{Csp} + 2 \ \mathrm{Csn} \\ 4 \ \mathrm{Cgp} + 4 \ \mathrm{Cgn} + 3 \ \mathrm{Csp} + 3 \ \mathrm{Csn} \\ \mathrm{Cgp} + \mathrm{Cgn} \end{array}$	$0.52956 \\ 0.3804$	1.115×10^{-4} 1.458×10^{-4}
Zero/one comparator	Input Capacitance	Delay (ns)	Power (W)
Fig. 1(g) (A0 A2 A4 A6 terminal) Fig. 1(h) (A1 A3 A5 A7 terminal) Fig. 1(h) (A0 terminal) Fig. 1(h) (A1 \sim A7 terminal) Fig. 1(i) Tiny XOR-based Fig. 1(j) proposed	$\begin{array}{c} Cgp + Cgn + Csn \\ Cgp + Cgn + Csp \\ Cgp + Cgn + Csn \\ Cgp + Cgn + Csn \\ Cgp + Cgn + Csp \\ 2 \ Cgp + 2 \ Cgn + 2 \ Csp + Csn \\ Cgp + Cgn \\ \end{array}$	$\begin{array}{c} 0.69875 \\ 1.079 \\ 0.72024 \\ 0.87786 \end{array}$	1.068×10^{-4} 1.838×10^{-5} 6.222×10^{-5} 2.661×10^{-4}

If "Ref," the reference data, is set high and $D\langle 0\rangle, D\langle 1\rangle, D\langle 2\rangle$, and $D\langle 3\rangle$ are all high, then N_{Ref}, N0, N1, N2, and N3 are on while P_{Ref}, P0, P1, P2, and P3 are all off. Thus, no current path exists during the evaluation period, and then NODE_1 will be kept high. Similarly, if Ref is low and $D\langle 0\rangle, D\langle 1\rangle, D\langle 2\rangle$, and $D\langle 3\rangle$ are all low, then N_{Ref}, N0, N1, N2, and N3 are off and P_{Ref}, P0, P1, P2, and P3 are all on. Thus, no current path exists during the evaluation period either, and then NODE_1 will be kept high, too. If any input is different from input Ref, there will be some NMOS and PMOS turned on simultaneously, then, a current path will be formed between NODE_1 and ground during the evaluation period. NODE_1 will then be discharged to low.



Fig. 2. Sixty-four-bit comparator chip die photo and core layout (2P2M 0.5 μ m technology).

V. SIMULATION AND COMPARISON

To verify the characteristics of the proposed comparators, we perform several detailed tests and comparisons. All the simulation results are given by HSPICE and TimeMill. Notably, it is not easy to prove that all the comparators are properly optimized. Hence, we employ the same 0.35- μ m 1P4M CMOS technology to compare the prior comparators with the proposed comparators. Identical optimization constraints of HSPICE are used for all circuits to refine the sizes of the MOS devices.

Because of the low input capacitance provided by the dynamic logic, the speed performance is better than that of the static logic in the same category. The comparisons of input capacitance of different comparators are tabulated in Table I. Besides, there are only two stages in the proposed circuits, which make the total delay time even shorter. Thus, the speed performance is expected to be better than most of the prior designs. In order to verify the theoretical speed comparison, we physically implement and simulate each circuit using simulation results are tabulated in the right two columns of Table I. Meanwhile, since the circuits use two inverters at the output, they cannot be cascaded in a multilevel logic configuration.

VI. PHYSICAL IC IMPLEMENTATION

A 64-bit dynamic comparator chip is implemented to prove the feasibility of the proposed comparators. However, owing to the cost consideration, we design and fabricate this chip by using 0.5- μ m 2P2M CMOS process. Nevertheless, the result is still very impressive. The entire 64-bit comparator simulated by HSPICE reveals a very short delay as tabulated in Table II. The clock rate can run up to 200 MHz with 0.01 ps rise/fall time.

The TimeMill (post-layout) simulation results indicate a 2.5-ns delay without pads as well as 4.5 ns with pads. The die photo is shown in Fig. 2 which occupies $1.8 \times 1.8 \ \mu m^2$ while the core is only $145 \times 240 \ \mu m^2$. Notably, the data are serially byte-wide I/Oed. In order to make

TABLE II Delays of Proposed 64-Bit Comparator

I/O path	Delay	I/O path	Delay
$\mathrm{clk} \to \mathrm{output}$	2.126 ns	input \rightarrow output	2.120 ns

TABLE III PERFORMANCE COMPARISON OF DIFFERENT DESIGNS

Logic	delay	No. of transistors
64-b PLA-ANT CLA [8]	4.0 ns	8352
32-b EMODL adder [9]	2.7 ns	1537 (gates)
8-b TSPC adder $(1 \ \mu m)[10]$	7.5 ns	1832
All-N-logic [10]	Failed	2062
The proposed	2.5 ns	328



Fig. 3. Sixty-four-bit comparator test results.

a fair contrast, we also simulate several prior comparator designs using different logics. Note that since the adders/substractors are also often used as comparators, we also include them in the comparison. The overall results are tabulated in Table III.

This chip is tested by HP 1660 CP logic analyzer/pattern generator. When given random patterns, the outputs are all correct. The result is shown in Fig. 3(a). Besides the random test, we also measure the delay in four worst-case scenarios. The result is shown in Fig. 3(b). The maximum rise delay is 12 ns and fall delay is 16 ns, and the maximum operating frequency is 35 MHz (with pads).

It is interesting that the physical chip has a maximum delay of 16 ns while TimeMill simulation result reveals only 4.5 ns as the maximum delay. The difference between simulation and physical measurement is rather significant. In order to find out a reasonable explanation of this phenomenon, we use layout parameter extraction (LPE) tool to resimulate the delay. A netlist which includes all parasitic effects will be



Fig. 4. Simulation result using LPE netlist.

produced. HSPICE is then used to resimulate the delay of this LPE extracted netlist. The simulation result is shown in Fig. 4. The maximum rise delay is 12.5 ns while the maximum fall delay is 14.1 ns. It gives a reasonable explanation that parasitic effects are to be blamed for the degradation of the speed performance.

VII. CONCLUSION

Several dynamic CMOS comparators are proposed with a number of advantages. The transistor count is much less than that of the other similar designs, and the total area size is less than that of the prior comparators. Furthermore, the noise immunity is better than the prior comparators. Although it has high fan in, the number of series transistors in the N-transistor evaluation block is two, which in turns reduce the pull down delay.

REFERENCES

- C.-C. Wang, C.-F. Wu, S.-H. Chen, and C.-H. Kao, "In sawing lanes multilevel BIST for known good dies of LCD drivers," *Electron. Lett.*, vol. 35, no. 84, pp. 1543–154, 1999.
- [2] L. T. Clark and G. F. Taylor, "High fan-in circuit design," *IEEE J. Solid-State Circuits*, vol. 31, pp. 91–96, Jan. 1996.
- [3] V. Fried and S. Liu, "Dynamic logic CMOS circuit," *IEEE J. Solid-State Circuits*, vol. SC-19, pp. 263–266, Apr. 1984.
- [4] N. F. Gonclaves and H. J. DeMan, "NORA: A racefree dynamic CMOS technique for pipelined logic structures," *IEEE J. Solid-State Circuits*, vol. SC-18, pp. 261–266, June 1983.
- [5] N. H. E. Weste and K. Eshraghian, Principle of CMOS VLSI Design a System Perspective. Reading, MA: Addison Wesley, 1993.
- [6] C.-F. Wu, C.-C. Wang, R.-T. Hwang, and C.-H. Kao, "IDDQ testable configuration for PLA's by transformation into inverters," in *Proc. Int. Symp. Integrated Circuit Technology Systems and Applications*, Sept. 1997, pp. 398–401.
- [7] A. J. van de Goor, *Testing Semiconductor Memories Theory and Prac*tice. New York: Wiley, 1994.
- [8] C.-C. Wang, C.-F. Wu, and K.-C. Tsai, "A 1.0 GHz 64-bit high-speed comparator using ANT dynamic logic with two-phase clocking," in *Proc. Inst. Elect. Eng.*— *Comput., Digital Tech.*, vol. 145, 1998, pp. 433–436.
- M. Afghahi, "A robust single phase clocking for low power, high-speed VLSI application," *IEEE J. Solid-State Circuits*, vol. 31, pp. 247–253, Feb. 1996.
- [10] R. X. Gu and M. I. Elmasry, "All-N-logic high-speed true-single-phase dynamic CMOS logic," *IEEE J. Solid-State Circuits*, vol. 31, pp. 221–229, Feb. 1996.

Analysis of Three-Phase Rectifiers With Constant-Voltage Loads

Vahe Caliskan, David J. Perreault, Thomas M. Jahns, and John G. Kassakian

Abstract—This brief presents a quantitative analysis of the operating characteristics of three-phase diode bridge rectifiers with ac-side reactance and constant-voltage loads. We focus on the case where the ac-side currents vary continuously (continuous ac-side conduction mode). This operating mode is of particular importance in alternators and generators, for example. Simple approximate expressions are derived for the line and output current characteristics as well as the input power factor. Expressions describing the necessary operating conditions for continuous ac-side conduction are also developed. The derived analytical expressions are applied to practical examples and both simulations and experimental results are utilized to validate the analytical results. It is shown that the derived expressions are far more accurate than calculations based on traditional constant-current models.

Index Terms—Alternator, commutation, converter, generator, load matching, load regulation, .

I. INTRODUCTION

In a number of power-electronics applications, one encounters a three-phase bridge rectifier that is supplied from an inductive ac source and drives a constant-voltage load,¹ as illustrated in Fig. 1. For example, this often occurs in battery-charger/power-supply systems, such as employed in automotive and aerospace applications. The three-phase source with series inductance represents the alternator back emf and synchronous inductance, while the constant-voltage load represents the battery and system loads. A similar situation can occur when a transformer-driven rectifier is loaded with a capacitive output filter when the dc-side impedance is much lower than the ac-side impedance (as may occur during heavy- or over-load conditions). Here, the ac-side inductance is due to line, filter, and transformer leakage reactances, while the dc-side filter and load act as a constant-voltage load. In all such applications, the rectifier input and output currents are functions of the system voltage levels and the ac-side reactance.

While one might expect that analytical models for the operational characteristics of the system of Fig. 1 would be readily available in the literature, this appears not to be the case. The behavior of single-phase diode rectifier circuits with ac-side impedance and capacitive loading have been treated in the work of Schade and others [2]–[7]. Most treatments of three-phase rectifier circuits only consider operation with inductive (or constant-current) loading of the rectifier (e.g., [1], [8], and

Digital Object Identifier 10.1109/TCSI.2003.816323

Manuscript received July 12, 2000; revised December 14, 2000 amd March 18, 2003. This work was supported by the member companies of the MIT/Industry Consortium on Advanced Automotive Electrical/Electronic Components and Systems. This paper was recommended by Associate Editor D. Czarkowski. V. Caliskan, D. J. Perreault, and J. G. Kassakian are with the Laboratory for Electromagnetic and Electronic Systems, Massachusetts Institute of Technology, Cambridge, MA 02139 USA (e-mail: vahe@mit.edu;

djperrea@mit.edu; jgk@mit.edu). T. M. Jahns is with the Department of Electrical and Computer Engineering, University of Wisconsin—Madison, Madison, WI 53706 USA (e-mail: jahns@engr.wisc.edu).

¹In "constant-voltage" loads, we also include "zero-ripple-voltage" loads where the dc-side voltage (e.g., a filter capacitor voltage) may vary over time *but not substantially within an ac cycle*. In such cases, the results presented here describe the *local average* operating behavior of the system [1].