

A 2K/8K Mode Small-Area FFT Processor for OFDM Demodulation of DVB-T Receivers

Chua-Chin Wang[†], Senior Member, IEEE, Jian-Ming Huang, and Hsian-Chang Cheng

Abstract —We present a novel implementation for 2K/8K dual-mode FFT (fast Fourier transform) for OFDM (orthogonal frequency division multiplexing) of DVB-T (Digital Video Broadcasting Terrestrial) receivers. Besides pipelining the FFT to reduce the area and enhance the data throughput, SDF (single-path delay feedback) butterfly units for radix-2 and radix-4 processing are adopted to resolve the power consumption difficulty and the P&R (place and route) problem. The SRAM is used in the butterfly units to relax the auto-refreshing requirement if DRAM is used such that not only is the dynamic power saved, the timing control is also less stingy. The 2K/8K FFT comprises 5/6 cascaded stages of radix-4 and one stage of radix-2 butterfly units. The proposed design is carried out by 0.35 μm 2P4M CMOS process to verify the high processing 8 MHz rate with power dissipation as low as 535 mW at a 16 MHz system clock.

Index Terms —OFDM, DVB-T receiver, DIF, radix-4 butterfly unit, dual-mode

I. INTRODUCTION

DIGITAL TV is currently one of the major consumer products which imposes a strong impact to a large amount of users globally. The DVB compliant DTV and set-top box (STB) has been gradually adopted in Europe as well as Asia mainly owing to that OFDM processing supported by DVB has been proven to overcome the multi-path effects in mobile receivers. Hence, OFDM is deemed as one of the most critical IPs (intellectual property) in the implementation of DVB receivers. Since OFDM utilizes multiple orthogonal subcarriers to transmit the same signal, it is highly insensitive to the multi-path effects. It allows up to 24 Mbps wide-band rate within an 8 MHz transmission bandwidth. It also leads to the concept of SFN (single frequency network) in which many transmitters send the same signal on the same frequency. With regard to the terrestrial broadcast, DVB-T allows two modes : 2K and 8K modes [5]. The former is proper to mobile receiving, while the latter is used in the SFN. The implementation of the FFT is the most difficult part for the DVB-T receivers [10]. Hence, many efforts have been thrown

upon the research of efficient implementation of the FFT realization. Pipelining is probably the most common feature in prior designs, [1], [4], [6], [8], [9], [10]. However, the design of a more efficient butterfly stage seems to play a more important role which determines the throughput of the pipelining architectures. In this work, we adopt a SRAM-based SDF (signal-path delay feedback) butterfly stage in a DIF (decimation in frequency) rather than a DIT (decimation in time) FFT design. The power consumption is found to be 535 mW@16 MHz and 3.3 V power supply by using 0.35 μm 2P4M CMOS process.

II. LOW-POWER FFT DESIGN FOR OFDM

An illustrative DVB-T receiver is shown in Fig. 1. According to the DVB-T specifications [5], FFT/IFFT should be able to carry out 8192(8K) points in carrier spacing interval. It can be told that the realization of the OFDM Demodulator, i.e., the 8K/2K FFT, is the very critical part since it directly affects the accuracy of the channel estimation as well as the symbol demapper.




Fig. 1. DVB-T receiver

A. FFT theory

The basic butterfly stages widely used in prior FFT designs are radix-2, radix-4, radix- n , and split-radix. The radix-2 unit is the most popular one owing to its simplicity. However, when the points of the FFT required to be computed increase, radix-4 will possess the edge of less computation complexity [10]. Another factor to be take into consideration is the difference between DIT [3] and DIF. Since the OFDM algorithm is based upon the utilization of multiple subcarriers, we tend to adopt DIF scheme instead of DIT to avoid any transformation between time domain and frequency domain.

The input signal to the N -point FFT is denoted by $x[n]$. Hence, it is well known as follows :

$$X[k] = \sum_{n=0}^{N-1} x[n] \cdot W_N^{nk}, \quad k = 0, 1, \dots, N-1, \quad (1)$$

¹ This research was partially supported by the National Science Council under grant NSC 92-2220-E-110-001 and 92-2220-E-110-004.

² C.-C. Wang, J.-M. Huang, and H.-C. Cheng are with the Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, 80424, Taiwan. (e-mail: ccwang@ee.nsysu.edu.tw).

³ [†] the contact author

where $W_N^{nk} = e^{-j2\pi nk/N}$ is the twiddle factor. Thus, the function of a radix-4 unit is represented by the following equality.

$$\begin{aligned}
 X[4r+p] = \sum_{n=0}^{N/4-1} & \left\{ x[n] + x\left[n + \frac{N}{4}\right] \cdot W_N^p \right. \\
 & + x\left[n + \frac{N}{2}\right] \cdot W_N^{2p} \\
 & \left. + x\left[n + \frac{3N}{4}\right] \cdot W_N^{3p} \right\} \\
 & \cdot W_N^{np} \cdot W_N^{np/4}
 \end{aligned} \quad (2)$$

where, $r = 0 \sim (N/4) - 1$, $p = 0, 1, 2, 3$, and $n = 0 \sim (N/4) - 1$. The corresponding butterfly graph is shown in Fig. 2. and Fig. 3 is its signal flow chart. Notably, $x'[n]$ is the intermediate value of $x[n]$ in the figure.




Fig. 2. radix-4 butterfly unit




Fig. 3. signal flow in the radix-4 butterfly unit

B. Low-Power FFT Architecture

The DVB-T specs require that the symbol data rate is 8 MHz. Given such a high data rate, the stage of memory as well as the routing area will be very demanding particularly in the 8K mode (= 8192 points). The pipeline structure seems to be an unavoidable option to carry out the high data rate design. Fig. 4 shows the pipeline structure of the 2K mode FFT design. Every block in Fig. 4 is called a butterfly stage. Notably, the data are serial-in-serial-out. For instance, the top-leftmost radix-4 butterfly stage won't start the operation until the 0th ($x[0]$), the 512nd ($x[0 + 2048/4]$), the 1024th ($x[0 + 2048 \cdot 2/4]$), and the 1536th ($x[0 + 2048 \cdot 3/4]$) points are ready. As soon as the radix-4 computation is done, the result is propagated to the very next stage. As for the next operation of the top-leftmost butterfly stage, it is triggered as soon as the the 1537th ($x[0 + 2048 \cdot 3/4 + 1]$) point is collected. Obviously, the number of waiting latencies is reduced.

The process of 2K mode is composed of 5 radix-4 stages

and one radix-2 stage. By contrast, the 8K mode is realized by 6 radix-4 stages and one radix-2 stage. For the sake of area-saving, the first radix-4 stage can be bypassed by a mode selection signal. Notably, since the DIF is adopted in our design, the final result generated by the last radix-2 stage must be bitwise reversed.




Fig. 4. 2K mode pipeline-structured OFDM FFT

C. Low-power butterfly unit

The radix-4 unit used in the proposed FFT is shown in Fig. 5. Notably, the temporary storage elements are SRAMs which consume much less area than DFF-based registers, and no self-refreshing dynamic power consumption as the DRAM-based storage cells. A single operation of the radix-4 butterfly unit is composed of 4 cycles, which are summarized as follows.




Fig. 5. schematic of the proposed radix-4 butterfly

cycle 0-2 : The input data point, $x[n]$, $x[n+N/4]$, $x[n+N/2]$, are serially read and stored in individual SRAM cells. Meanwhile, the intermediate values of the last OFDM demodulation operation, $x'[n+N/4]$, $x'[n+N/2]$, $x'[n+N-3/4]$, are delivered to the next pipeline stage after the multiplication with twiddle factors stored in the ROM.

cycle 3 : As soon as $x'[n+N-3/4]$ is ready, the operation of the radix-4 butterfly is triggered. The generated intermediate values will then be stored, which will be delivered in the next butterfly operation.

It can be concluded that as soon as the operation of the previous symbol is completed, the next one will take place right away. There is no waiting latency nor idle cycle. The throughput of the pipeline structure is maximized.

D. Memory considerations

ROM : The ROMs are used to store the twiddle factors for the FFT computation. By taking advantage of the periodical property of the twiddle factors and the truncation errors, lots of ROM space will be saved. Take the 2k mode as an example. W_N^{0k} , W_N^{2nk} , W_N^{nk} , and W_N^{3nk} are the corresponding twiddle factors to the intermediate values, $x'[n]$, $x'[n+N/4]$, $x'[n+N/2]$, $x'[n+N\cdot3/4]$, respectively. Considering the truncation errors, 10-bit resolution are enough to represent the twiddle factors. Besides, since one fourth of the twiddle factors are equal to $W_N^{0k} = 1$, a 1536×10 ROM is sufficient to keep all of the required twiddle factors for the 2K mode.

SRAM : It is well known that the chip area of DRAM is much smaller than that of SRAM. However, if DRAM is used, the required self-refreshing operations thereof will deteriorates the timing control of the FFT circuitry in addition to the significant dynamic power consumption. Hence, the SRAM is adopted to be the storage elements.

According to Fig. 5, every stage in the pipeline structure needs 3 SRAMs and one ROM. Take the first radix-4 stage of the 8K mode FFT as an example. A total of 6144 ($Q + j \cdot I$) points for $x[n]$, $x[n+N/4]$, $x[n+N/2]$, must be stored in three 2048×10 SRAMs. As a matter of fact, 6 2048×10 SRAMs are used to separately store Q and I symbols. Meanwhile, the large 6144×10 ROM to store twiddle factors are replaced with two smaller ROMs, one 4096×10 and one 2048×10 , to enhance the access speed. The overall memory usage of the proposed FFT is tabulated in Table I.

III. SIMULATION AND IMPLEMENTATION

The proposed FFT is implemented by TSMC $0.35 \mu\text{m}$ 2P4M CMOS technology to verify the performance. Notably, all of the process corners : $[0^\circ\text{C}, +100^\circ\text{C}]$, (SS, TT, FF) models, and $VDD \pm 15\%$, are simulated. The layout and the die photo of the proposed design on silicon are shown in Fig. 6 and Fig. 7, respectively. A built-in testing circuit compose of a pseudo random number generator is used to test the proposed FFT. A total of 8192 pairs of $(Q + j \cdot I)$, where $Q, I \in [-128, +127]$ to meet the 8-bit symbol data format. Fig. 8 shows the first 8 symbols' output waveforms of the proposed FFT in the 8K mode. The signal, out_start, is pulled high right after the rising edge of the fifth clock cycle. Fig. 9, 10, and 11 are, respectively, the snapshots of the comparison using our design (the 3rd, 4th, and 5th points) and the MATLAB S/W (the 6144th point, 1024th point, and 5120th

points). They are exactly matched.

Table II summarizes the characteristics of the proposed FFT design. Meanwhile, we also make a performance comparison of our FFT with several prior designs in Table III. Not only do we have the smallest gate count as well as the chip area, the proposed design consumes the least power in general.




Fig. 6. layout of the proposed FFT for OFDM demodulator




Fig. 7. die photo of the proposed FFT for OFDM demodulator

IV. CONCLUSION

We propose a novel FFT design for DVB-T OFDM demodulator by taking advantage of the pipeline architecture and the SRAM-based butterfly stages so as to achieve low power dissipation and small area. Besides, thorough post-layout simulations confirm the superiority of our design in terms of the gate count as well as the power efficiency.



Fig. 8. an illustrative post-layout output waveform of the proposed FFT




Fig. 9. an output (3rd) point compared with the expected result (6144th) point given by MATLAB




Fig. 10. an output (4th) point compared with the expected result (1024th) point given by MATLAB




Fig. 11. an output (5th) point compared with the expected result (5120th) point given by MATLAB

TABLE I
MEMORY USAGE IN THE PROPOSED DESIGN

Stage no.	I/P	O/P	SRAM	ROM
1	8 bits	19 bits	2048×10×6	4096×20 2048×20
2	19 bits	22 bits	512×21×6	1024×20 512×20
3	22 bits	25 bits	128×24×6	256×20 128×20
4	25 bits	28 bits	32×27×6	128×20
5	28 bits	31 bits	None	64×20
6	31 bits	34 bits	None	None
7	34 bits	28 bits	None	None

TABLE II
CHARACTERISTICS OF THE PROPOSED DUAL-MODE FFT PROCESSOR

Technology	TSMC 0.35 μm 2P4M
Power Supply	3.3V
Number of FFT Point	2048/8192
Data Length	8 bits
Data Rate	8 MHz
Power Dissipation	535mW @ 16 MHz
Gate Count	139K
Temp. Range	0° C ~ 75° C

TABLE III
PERFORMANCE COMPARISON

	[1]	[2]	[4]	[7]	ours
Tech.	0.5 μm	0.5 μm	0.5 μm	0.5 μm	0.35 μm
Area (mm ²)	N/A	100	N/A	140	33.75
Gate#	1.8 M	1.5 M	1.1 M	1.3 M	139 K
Power (mW)	N/A	600	N/A	630	535
Rate (MHz)	9.14	N/A	9	N/A	8
Modes	2K	8K	2K/8K	2K/8K	2K/8K

REFERENCES

- [1] S. Anikhindi, G. Craddock, R. Makowitz, and C. Petzelt, "A Commercial DVB-T demodulator chipset," *1997 International Broadcasting Convention*, pp. 528-533, Sep. 1997.
- [2] E. Bidet, J. C. Castekain, and P. Senn, "A fast single-chip implementation of 8192 complex point FFT," *IEEE J. of Solid-State Circuits*, vol. 20, no. 3, pp. 300-305, Mar. 1995.
- [3] A. Buttar, R. Makowitz, C. Patzelt, J. Gledhill, S. Anikhindi, "FT And OFDM Receiver ICS For DVB-T Decoders," *1997. Inter. Conf. on Consumer Electronics (ICCE'97)*, pp. 102-103, June 1997.
- [4] P. Combelles, C. Del Toso, D. Hepper, D. Le Goff, J. J. Ma, P. Roverton, F. Scalise, L. Soyer, and M. Zamboni, "A receiver architecture conforming to the OFDM based digital video broadcasting standard for terrestrial transmission (DVB-T)," *1998 IEEE International Conference on Communications (ICC'98)*, vol. 2, pp. 7-11, June 1998.
- [5] European Broadcasting Union, "Digital Video Broadcasting (DVB) : Framing Structure, Channel Coding and Modulation for Digital Terrestrial Television," Data Sheet : ETSI EN 300 744, Jan. 2001.
- [6] S. A. Fechtel, and A. Blaickner, "Efficient FFT and equalizer implementation for OFDM receivers," *IEEE Trans. on Consumer Electronics*, vol. 45, no. 4, pp. 1104-1107, Nov. 1999.

- [7] L. Jia, Y. Gao, J. Isoaho, and H. Tenhunen, "A new VLSI-oriented FFT algorithm and implementation," *IEEE ASIC Conference*, pp. 337-341, 1998.
- [8] Y. Jung, H. Yoon, and J. Kim, "New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications," *IEEE Trans. on Consumer Electronics*, vol. 49, no. 1, Feb. 2003.
- [9] R. Makowitz, A. Buttar, S. Anikhindi, J. Gledhill, C. Patzelt, "DVB-T decoder ICs," *IEEE Trans. on Consumer Electronics*, vol. 43, no. 3, Aug. 1997.
- [10] J.-H. Suk, D.-W. Kim, T.-W. Kwon, S.-K. Hyung, and J.-R. Choi, "A 8192 complex point FFT/IFFT for COFDM modulation scheme in DVB-T system," *2003 Inter. SOC (System-on-Chip) Conference*, vol. 5, pp. 131-134, Dec. 2003.



Chua-Chin Wang (M'90-SM'04) was born in Taiwan in 1962. He received the B.S. degree in Electrical Engineering from National Taiwan University in 1984, and the M.S. and Ph.D. degree in Electrical Engineering from State University of New York in Stony Brook in 1988 and 1992, respectively. He is currently a Professor in Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan. His recent research interests include low power and high speed logic circuit design, VLSI design, neural networks, and interfacing I/O circuits.



Jian-Ming Huang was born in Taiwan in 1980. He received the B.S. degree and the M.S. in Department of electrical Engineering in National Sun Yat-Sen University in 2002 and 2004. He is currently working toward the Ph.D. in the Department of Electrical Engineering National Sun Yat-Sen University, Kaohsiung, Taiwan. His recent research interests include VLSI design and interfacing I/O circuits.



Hsian-Chang Cheng was born in Taiwan in 1979. He received the B.S. degree in computer science and Information engineering from Tung-Hai University, Taiwan, in 2001. He is currently working toward the M.S. degree in electrical engineering at National Sun Yat-Sen University. His research interests include VLSI design, and the OFDM of DVB-T receiver.