

# On-Chip Process and Temperature Monitor for Self-Adjusting Slew Rate Control of $2 \times VDD$ Output Buffers

Chua-Chin Wang, *Senior Member, IEEE*, Chih-Lin Chen, Ron-Chi Kuo, Hsin-Yuan Tseng, Jen-Wei Liu, and Chun-Ying Juan

**Abstract**—A novel process and temperature compensation design for  $2 \times VDD$  output buffers is proposed, where the threshold voltages ( $V_{th}$ ) of PMOSs and NMOSs varying with process and temperature deviation could be detected, respectively. A prototype  $2 \times VDD$  output buffer using the proposed compensation design is fabricated using a typical  $0.18 \mu\text{m}$  CMOS process. By adjusting output currents, the slew rate of output signals could be compensated over 117%. The maximum data rate with compensation is 120 MHz in contrast with 95 MHz without compensation, which is measured on silicon with an equivalent probe capacitive load of 10 pF.

**Index Terms**—Floating N-well circuit, gate-oxide reliability, mixed-voltage-tolerant, output buffer, process and temperature variation, threshold voltage detection.

## I. INTRODUCTION

THE sensitivity of modern VLSI circuits to process, and temperature (PT) variation degrades the performance and the yield, particularly when the technology is evolved toward nano-scale. The performance of VLSI circuits can be deemed as a function of PT variation, as shown in Fig. 1. If PT compensation is available, the acceptable envelope can be elevated to a larger area with high performance. Many approaches have been reported to resolve the PT variation detection [1]–[17].

A digital on-chip technique was proposed to detect local random variation of MOSFET current basing on the relationship between process variation and threshold voltage ( $V_{th}$ ) [1], [2]. [3], [4] proposed the process control-monitor (PCM), consisting of 4 modules, i.e., racer, distributed jitter, leaker, and distributed ring oscillator, to detect across-die process variation. Another PCM method using a ring buffer and a pulse counter to

Manuscript received March 29, 2012; revised July 17, 2012; accepted September 24, 2012. This work was supported in part by Metal Industries Research Development Centre (MIRDC) and the Ministry of Economic Affairs, Taiwan, under Grant 101-EC-17-A-01-01-1010, 99-EC-17-A-01-S1-104, and 99-EC-17-A-19-S1-133; in part by the National Science Council, Taiwan, under Grant NSC99-2221-E-110-082-MY3, NSC99-2923-E-110-002-MY2, NSC99-2221-E-110-081-MY3, NSC99-2220-E-110-001; and in part by the Southern Taiwan Science Park Administration (STSPA), Taiwan, under Contract EI-28-05-10-101. This paper was recommended by Associate Editor M. Alioto.

C.-C. Wang, C.-L. Chen, R.-C. Kuo, H.-Y. Tseng, and J.-W. Liu are with Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan (e-mail: ccwang@ee.nsysu.edu.tw).

C.-Y. Juan is with Metal Industries Research Development Centre (MIRDC), Taipei 106, Taiwan (e-mail: chunying@mail.mirdc.org.tw).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TCSI.2012.2226515




Fig. 1. Performance envelop as a function of process and temperature variation.




Fig. 2. The slew rate compensation scenario.

detect process variability was revealed in [5], [6], which could monitor the process variations of PMOS and NMOS, respectively. Traditionally, temperature detectors are categorized into two different types, i.e., voltage detection and digital detection. The voltage detection scheme basically comprises a temperature sensor and an analog to digital converter (ADC). The temperature sensor at least possesses a temperature-sensitive feature or measure to generate a temperature-sensitive voltage. Then, the ADC converts the temperature-sensitive voltage into a digital code. Notably, the conversion between voltage and temperature is expected to be linear to attain high precision. Usually, the range of temperature-sensitive voltage is close to 100 mV from  $0^\circ\text{C}$  to  $+100^\circ\text{C}$  such that a high precision ADC is required to distinguish the difference in such a small voltage window. Thus, a sigma-delta ADC is widely used in this kind of temperature detectors [7]. Notably, a high precision sigma-delta ADC is not easy to design in a fully digital circuit.

Recently, many researchers turn their attention to the digital detection scheme. There are two kinds of temperature sensors for this type, i.e., oscillator [8], and delay cells [9]. Referring to [8], the frequency of the oscillator shall be varied with the temperature. Depending on the sensitivity between temperature and the oscillator, a frequency to temperature converter (FTC) is used to convert the frequency into digital codes. The other way is to detect the temperature variation by the delay time of delay cells [9]. When the temperature is increased, the delay time of delay cells is increased, and vice versa. Therefore, delay cells




Fig. 3. The block diagram of the proposed system.

are as good as the oscillator in a temperature detector. The digital temperature detector is very welcomed in a system-on-chip (SoC) design. The reason is that the oscillator and delay cells are digital circuits, which are easily implemented and integrated by hardware description language, e.g., Verilog. Notably, the frequency of the oscillator may be drifted because of different processes, and the area is too large to be implemented in an I/O buffer. Though the delay-based method has also been applied to detect PVT variation [10]–[17], it can only recognize three corners, TT, FF, and SS. This kind of methods is proved to have problem to detect FS and SF process corners. The reason is that it is not able to examine the process variation of PMOS and NMOS, respectively.

Moreover, for the high-speed interface circuits, different slew rate is required by many communication systems, e.g., PCI and PCI-express. Hence, a compensation mechanism with NMOS and PMOS threshold voltage detectors is needed to self-adjust the slew rate of output buffers, as shown in Fig. 2.

The rest of this investigation is organized as follows. In Section II, the functions of process and temperature detectors are described in detail, respectively. In Section III, the proposed  $2 \times VDD$  output buffer is compensated by the outputs of process and temperature detectors. In Section IV, the measurement results, including die photo, measurement waveform, and measurement environment, are given to justify the function of the proposed design. The performance comparison between our output buffer and prior works is given as well. In Section V, a brief conclusion is given.

## II. PROCESS AND TEMPERATURE DETECTION

Fig. 3 shows the block diagram of the proposed system comprising a clock generator, PT (process and temperature) sensor, PT decoder, and a  $2 \times VDD$  output buffer. The clock generator is composed of multiple cascaded inverters to be a ring oscillator to generate the clock of PT sensor and PT decoder. PT sensor consists of an NMOS threshold voltage detector and a PMOS threshold voltage detector, which generate two different voltages, VP and VN, respectively, to PT decoder. PT decoder is in charge of distinguishing the process and temperature variation of MOS, which is composed of two comparators, e.g., comparatorN and comparatorP, and Digital circuits for NMOS and PMOS.

### A. NMOS Threshold Voltage Detector

Referring to Fig. 4, the NMOS threshold voltage detector schematic is shown. Fig. 5 illustrates the detection steps as follows.

Step\_0: When Reset\_N is VDD and CLK is 0 V to activate the NMOS threshold voltage detector, net902 is discharged to 0 V. At the same time, net901 is charged to  $(VDD - V_{th_{MN901}})$ , where  $V_{th_{MN901}}$  is the threshold voltage of MN901.  $(VDD - V_{th_{MN901}})$  equals to the voltage across the capacitor C90.

Step\_1: Reset\_N is 0 V and CLK is pulled up to VDD, and then net902 is pulled down to  $(V_{th_{MN901}} - VDD)$  due to the capacitor, C90. At the same time, MN906 is turned on to charge net902 to  $(-V_{th_{MN901}})$ . When CLK is dropped from VDD to 0 V again, net902 is pulled up to  $(VDD - V_{th_{MN901}} - V_{th_{MN906}})$ . Hence, VN is charged to  $(VDD - V_{th_{MN901}} - V_{th_{MN906}} - V_{th_{MN907}})$  after the first charging cycle.

Step\_2: When CLK is pulled up from 0 V to VDD again, net902 is pulled down to  $(-V_{th_{MN901}})$  V. Simultaneously, MN904 is turned on by CLK such that net902 is charged to  $(VDD - V_{th_{MN901}} - V_{th_{MN906}} - V_{th_{MN907}} - V_{th_{MN903}})$  through MN903, MN904, and MN905. When CLK is dropped from VDD to 0 V again, net902 is pulled up to  $(2VDD - 2V_{th_{MN901}} - V_{th_{MN906}} - V_{th_{MN907}} - V_{th_{MN903}})$ . Hence, VN is charged to  $(2VDD - 2V_{th_{MN901}} - V_{th_{MN906}} - 2V_{th_{MN907}} - V_{th_{MN903}})$  after the second charging cycle.

Step\_N: After  $N$  charging cycles similar to the previous 1st and 2nd cycles, the voltage of VN is obviously derived as

$$VN(N) = (VDD - 3 \times V_{th_{n}}) \times N \quad (1)$$

where VDD is the supply voltage,  $V_{th_{n}}$  is the threshold voltage of NMOS (assume all NMOS transistors have same threshold voltage), and  $N$  is the number of clock cycles.

Therefore, the voltage of VN will rise with the cycle count. However, the rising rate is determined by  $V_{th_{n}}$  and VDD according to (1). The clock count needed for VN to reach the reference voltage level, VREFN, will then be different at different PT corners, as shown in Fig. 6. By differentiating the clock count, corner variations will be detected precisely. Notably, VN is then coupled to the plus input of comparatorN, as shown in Fig. 3.




Fig. 4. NMOS threshold voltage detector.




Fig. 5. The state transitions of the NMOS threshold voltage detector.




Fig. 6. Simulation waveform of NMOS threshold voltage detector.

### B. PMOS Threshold Voltage Detector

The design concept of this detector is similar to that of the NMOS threshold voltage detector, as shown in Fig. 7.




Fig. 7. PMOS threshold voltage detector.

Fig. 8 shows a total of  $M$  steps that are required for the PMOS threshold voltage detector as follows.

**Step\_0:** When  $Reset\_P$  is 0 V and  $CLK$  is  $V_{DD}$ ,  $net002$  is charged to  $V_{DD}$  through  $MP003$ . At the same time,  $net001$  is discharged to  $(V_{th_{MP002}})$ , where  $V_{th_{MP002}}$  is the threshold voltage of  $MP002$ . When  $CLK$  is 0 V,  $net001$  is charged to  $V_{DD}$  through  $MP001$ . The  $net002$  is pulled up to  $(2V_{DD} + V_{th_{MP002}})$  by  $C00$ , while  $MP003$  is turned on to discharge  $net002$  until  $(V_{DD} + V_{th_{MP003}})$ .

**Step\_1:** When  $CLK$  is  $V_{DD}$ ,  $net001$  is charged to  $(V_{th_{MP002}})$  and  $net002$  is discharged to  $(V_{th_{MP002}} + V_{th_{MP003}})$ . Notably,  $V_p$  is discharged to  $(V_{th_{MP002}} + V_{th_{MP003}} + V_{th_{MP007}})$  through  $MP004$  and  $MP005$ . When  $CLK$  is pulled down from  $V_{DD}$  to 0 V,  $net001$  is pulled up to  $V_{DD}$ . At the same time,  $net002$  is also pulled up to  $(V_{DD} + V_{th_{MP003}})$ , while  $net002$  is discharged to  $(V_{th_{MP002}} + V_{th_{MP003}} + V_{th_{MP007}} + V_{th_{MP005}})$  through  $MP004$  and  $MP005$ .

**Step\_2:** When  $CLK$  is transitioned from 0 V to  $V_{DD}$ ,  $net002$  is changed to  $(2V_{th_{MP002}} + V_{th_{MP003}} + V_{th_{MP007}} + V_{th_{MP005}} - V_{DD})$ . Therefore,  $V_p$  is discharged to  $(2V_{th_{MP002}} + V_{th_{MP003}} + 2V_{th_{MP007}} + V_{th_{MP005}} - V_{DD})$ .

**Step\_M:** After  $M$  charging cycles, the voltage of  $V_p$  is attained as follows.

$$V_p(M) = 3M \times V_{thp} - (M - 1) \times V_{DD} \quad (2)$$

where  $V_{DD}$  is the supply voltage,  $V_{thp}$  is the threshold voltage of PMOS (assume all PMOS transistors have same threshold voltage), and  $M$  is the number of clock cycles similar to  $N$  in (1).

The difference from the NMOS threshold voltage detector is that the voltage level of the output signal,  $V_p$ , drops with the clock count. Besides, the falling rate is determined by the threshold of PMOS,  $V_{thp}$ , and  $V_{DD}$ . By reading the clock count when  $V_p$  meets the reference voltage  $V_{REP}$ , different PT corners could also be detected separately, as shown in Fig. 9. Notably,  $V_p$  is fed into the minus input of the comparatorN, as shown in Fig. 3.




Fig. 8. The state transitions of the PMOS threshold voltage detector.




Fig. 9. Simulation waveform of PMOS threshold voltage detector.

### C. Digital Circuits for NMOS and PMOS

Fig. 10 illustrates the block diagram of Digital circuits for NMOS and PMOS, respectively, where a 4-bit counter, an encoder, and D flip-flops are included in one Digital circuit. According to various corners, the encoder will generate a code to be latched in D flip-flops. When VP and VN reach the reference voltage VREFP and VREFN, comparators deliver, EN\_P and EN\_N, respectively, to latch D flip-flops. The code loaded into the D flip-flops, i.e., Ncode[3:1] and Pcode[3:1], indicates the required compensation status to compensate the output currents. Notably, Ncode[3:1] and Pcode[3:1] also can be used for more than one output buffers.

### III. $2 \times VDD$ MIXED-VOLTAGE TOLERANT OUTPUT BUFFER WITH PT COMPENSATION

The  $2 \times VDD$  mixed-voltage output buffer is composed of a Pre-driver, a Vg1 generator, a VDDIO detector, and an Output stage, as shown in Fig. 11. Pre-driver is used to encode three control signals, i.e., DOUT, Pcode[3:1], and Ncode[3:1], to adjust output currents for slew rate compensation. VDDIO detector and Vg1 generator can generate appropriate gate drive





Fig. 10. Digital circuits for NMOS and PMOS.


 Fig. 11.  $2 \times VDD$  mixed-voltage tolerant output buffer.

voltages in different voltage modes without leakage currents and overstress problems [18]–[26].

#### A. Pre-Driver

The Pre-driver is a simple logic circuit to encode and pre-drive. After receiving and encoding three control signals, i.e., DOUT, Ncode[3:1], and Pcode[3:1], the driving current selection of the output stage will be determined. Take an example, the Pcode[3:1] and Ncode[3:1] to drive the Output stage, i.e., P1a–P1c and N2a–N2c. If the proposed I/O buffer is fabricated in slow corner, P1a–P1c and N2a–N2c all are turned on to drive




Fig. 12. VDDIO detector.

large current. By contrast, if the proposed I/O buffer is fabricated in fast corner, only P1a and N2a are turned on.

### B. VDDIO Detector

As shown in Fig. 12, VDDIO detector is used to generate  $VD33 = Vg2 = 1.8$  V to prevent the transistor P2 of Output stage from gate-oxide overstress problem when  $VDDIO = 3.3$  V. When  $VDDIO \leq 1.8$  V, VD33 is biased at 0 V to turn on the transistor P2. Meanwhile, VD33 is fed through into Vg1 generator to generate appropriate gate voltages for P1a–P1c of Output stage. The stacked diodes can generate different bias voltages, V1–V5, according to different VDDIOs. Therefore, by detecting the values of V1–V5, the voltage value of VDDIO can be determined. When  $VDDIO = 3.3$  V, MP703 is turned on to pull V1 up to 2.8 V to turn off MP701. At the same time, the transistor MP702 is added to keep the gate to source voltage of MP701 less than 1.8 V without overstress hazard. Then, when V4 is biased around 1 V to turn on MN701 and pull the voltage of neta down to 0 V, VD33 is output at logic 1. On the other hand, when  $VDDIO \leq 1.8$  V, MP703 is turned off and the voltage of neta is charged to 1.8 V. Then, MN702 is turned on to discharge V4 down to 0 V to turn off MN701 without leakage currents.

### C. Vg1 Generator

Referring to Fig. 13, Vg1 generator in Fig. 11 is like a voltage level converter, which generates a pair of complementary signals, Vg1a, Vg1b, and Vg1c. Vg1 generator is composed of three same architectures of two cross-coupled PMOS transistors as a latch with stacked NMOS transistors in series as discharging paths. Take an example to generate Vg1a. In Tx mode, when VDDIO is  $2 \times VDD$  and the signal DOUT is logic 1, the voltage of PDOUTa (PDOUTb or PDOUTc) is logic 1 to turn on the MN101. Then, Vg1a can be discharged down to  $V3 + V_{thPMP103}$  through MP103, MN103, and MN101, where  $V_{thPMP103}$  is the threshold voltage of MP103. At the same time, MN102 is turned off to pull Va up to VDDIO, which can also turn off the MP101 to prevent any static leakage current path. By contrast, when the signal DOUT is logic 0, the voltage of PDOUTa (PDOUTb or PDOUTc) is logic 0 to turn off the




Fig. 13. Vg1 generator.




Fig. 14. (a) Layout of the compensation circuit. (b) Die photo of the proposed system.

MN101. Therefore, Vg1a can be charged up to VDDIO to turn off the P1a of Output stage.

### D. Output Stage

Since the supply voltage (VDD) of the core circuits is 1.8 V using the  $0.18 \mu\text{m}$  CMOS process, the output stage must be realized with two groups of stacked PMOS and NMOS transistors, respectively, for transmitting  $2 \times VDD$  signals, as depicted in Fig. 11 [20]–[25]. PMOSs P1a–P1c are connected in parallel so that the slew rate of the output signal can be compensated by adjusting the currents flowing through P1a–P1c. According to different PT scenarios, the control signal, Pcode[3:1] and Ncode[3:1], will select the number of turned-on PMOSs of the output stage. The selection of N1a–N1c is the same as




Fig. 15. The measurement settings of the proposed system. (a) In different transmitting modes when VDDIO is at 3.3/1.8/0.9 V. (b) The chip is heated and cooled down by a thermo chamber. (c) Thermo test is between  $-40\text{ }^{\circ}\text{C}$ – $100\text{ }^{\circ}\text{C}$ .

PMOSs mentioned in the above. P1a–P1c and N1a–N1c are designed with different sizes to generate different currents, which could successfully achieve coarse and fine adjustment.

#### IV. MEASUREMENT RESULTS

This work is fabricated using TSMC  $0.18\text{ }\mu\text{m}$  CMOS technology without thick-oxide devices. Fig. 14 shows the layout and the die photo of the proposed design, where the  $2 \times \text{VDD}$  output buffer size is  $329\text{ }\mu\text{m} \times 65\text{ }\mu\text{m}$  and the compensation circuit area is only  $160\text{ }\mu\text{m} \times 65\text{ }\mu\text{m}$ .

Fig. 15 shows the measurement settings for PT compensation. Referring to Fig. 15(a), the body voltage of PMOSs, Vnewll, are varied from 0.5–0.7 V to emulate different process corners. Besides, VDDIO are supplied with 3.3/1.8/0.9 V, respectively, in different transmitting modes while VDD remains at 1.8 V. Fig. 15(b), (c) show that our chip is heated by a thermo chamber between  $-40\text{ }^{\circ}\text{C}$ – $100\text{ }^{\circ}\text{C}$ .

Referring to Fig. 16–18, the maximum data rate of VPADs without compensation are measured to be 85/95/75 MHz when VDDIO is at 3.3/1.8/0.9 V given core VDD = 1.8 V, respectively. The worst improvement case of slew rate compensation, from 1.28 V/ns to 2.79 V/ns, occurs at [TT,  $25\text{ }^{\circ}\text{C}$ ] corner when VDDIO = 3.3 V, as shown in Fig. 19. The maximum data rate is measured to 120 MHz with compensation. The performance comparison with several prior works is tabulated in Table I. Because our proposed design detects process variation independently for PMOS and NMOS, our proposed design is useful for




Fig. 16. The maximum data rate of VPAD when VDDIO is at 3.3 V.

all process corners, including FS and SF corners, compared with prior works. The area of our proposed design is  $0.0104\text{ mm}^2$ . Equation (3) is used to normalize the area among different processes, as shown in Table II. After normalization, the normalized area of our design is 0.321, which is the second smallest area compared with prior works. Notably, the compensation circuit can be shared in many output buffers such that the area cost will not be a serious overhead.

$$\text{Normalized area} = \frac{\text{Area}}{\text{Process}^2} \quad (3)$$

Therefore, our design has the edge of maximum slew rate improvement in measurement, the lowest power dissipation, and the capability to detect all process corners.

TABLE I  
PERFORMANCE COMPARISON BETWEEN OUR DESIGN AND PRIOR WORKS

	Ours	[10]	[14]	[11]	[12]
		<i>TCAS-II</i>	<i>JSSC</i>	<i>TCAS-II</i>	<i>ISCAS</i>
Year	2011	2010	2003	2007	2011
Process ( $\mu\text{m}$ )	0.18	0.18	0.18	0.13	0.065
Results	Measured	Measured	Measured	Measured	Measured
Slew rate (V/ns)	1.28-2.79	2.10-3.58	0.40-0.99	0.24	1.77
Process corners detected	TT, FF, SS FS, SF	TT, FF, SS	TT, FF, SS	TT, FF, SS	N/A
Area ( $\text{mm}^2$ )	0.0104	0.009	0.02807	0.063	0.0027
Power (mW)	0.427	13.7	N/A	N/A	0.5
Slew rate improvement	>117% (Measured)	>28% (Post-sim)	>32% (Measured)	>66% (Measured)	>143% (Post-sim)




Fig. 17. The maximum data rate of VPAD when VDDIO is at 1.8 V.




Fig. 18. The maximum data rate of VPAD when VDDIO is at 0.9 V.




Fig. 19. When VDDIO = 3.3 V @120 MHz, the slew rate of VPAD can be compensated over 117%.

## V. CONCLUSION

An on-chip process and temperature compensation and self-adjusting slew rate control technique for output buffers is proposed in this paper. The area of the compensation circuit is only  $160 \mu\text{m} \times 65 \mu\text{m}$ . Such an area overhead is affordable in any advanced process provided that one compensation circuit is shared by many buffers. Most important of all, the slew rate improvement can be achieved over 117% in addition to avoiding the gate-oxide overstress and the leakage current.

## ACKNOWLEDGMENT

The authors would like to express their deepest gratefulness to CIC (Chip Implementation Center) of NARL (Nation Applied Research Laboratories), Taiwan, for their thoughtful chip fabrication service.

## REFERENCES

- [1] R. Rao, K. A. Jenkins, and J.-J. Kim, "A completely digital on-chip circuit for local-random-variability measurement," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2008, pp. 412–413.
- [2] R. Rao, K. A. Jenkins, and J.-J. Kim, "A local random variability detector with complete digital on-chip measurement circuitry," *IEEE J. Solid-State Circuits*, vol. 44, no. 9, pp. 2616–2623, Sep. 2009.
- [3] F. Klass, A. Jain, G. Hess, and B. Park, "An all-digital on-chip process-control monitor for process-variability measurements," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2008, pp. 408–409.
- [4] F. Klass, A. Jain, and G. Hess, "An on-chip process control monitor for process variability measurements in nanometer technologies," in *Proc. IEEE Int. Conf. IC Design Technol.*, May 2009, pp. 203–206.
- [5] T. Iizuka, J. Jeong, T. Nakura, M. Ikeda, and K. Asada, "All-digital on-chip monitor for PMOS and NMOS process variability measurement utilizing buffer ring with pulse counter," in *Proc. Eur. Solid-State Circuits Conf.*, Sep. 2010, pp. 182–185.
- [6] J. Jeong, T. Iizuka, T. Nakura, M. Ikeda, and K. Asada, "All-digital PMOS and NMOS process variability monitor utilizing buffer ring with pulse counter," in *Proc. Asia South Pacific Design Autom. Conf.*, Jan. 2011, pp. 79–80.
- [7] M. A. P. Pertijs, K. A. A. Makinwa, and J. H. Huijsing, "A CMOS smart temperature sensor with a  $3\sigma$  inaccuracy of  $\pm 0.1^\circ\text{C}$  from  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ ," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2805–2815, Dec. 2005.
- [8] S. R. Boyle and R. A. Heald, "A CMOS circuit for real-time chip temperature measurement," in *Proc. Comcon Spring '94, Dig. Papers*, Mar. 1994, pp. 286–291.
- [9] C.-C. Chen, P. Chen, C.-S. Hwang, and W. Chang, "A precise cyclic CMOS time-to-digital converter with low thermal sensitivity," *IEEE Trans. Nucl. Sci.*, vol. 52, no. 4, pp. 834–838, Aug. 2005.

TABLE II  
AREA COMPARISON BETWEEN OUR DESIGN AND PRIOR WORKS

	Ours	[10]	[14]	[11]	[12]
Area ( $\text{mm}^2$ )	0.0104	0.009	0.02807	0.063	0.0027
Normalized area	0.321	0.278	0.866	3.728	0.639

- [10] Y.-H. Kwak, I. Jung, and C. Kim, "A Gb/s+ slew-rate/impedance-controlled output driver with single-cycle compensation time," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 2, pp. 120–125, Feb. 2010.
- [11] S.-K. Shin, W. Yu, Y.-H. Jun, J.-W. Kim, B.-S. Kong, and C.-G. Lee, "Slew-rate-controlled output driver having constant transition time over process, voltage, temperature, and output load variations," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 54, no. 7, pp. 601–605, Jul. 2007.
- [12] A. S. Kamath, V. Sinha, and S. Chakravarty, "Slew-rate controlled 800 Mbps transmitter in 65 nm CMOS," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2011, pp. 193–196.
- [13] T. Matano *et al.*, "A 1-Gb/s/pin 512-Mb DDRII SDRAM using a digital DLL and a slew-rate-controlled output buffer," *IEEE J. Solid-State Circuits*, vol. 38, no. 5, pp. 762–768, May 2003.
- [14] S.-K. Shin *et al.*, "A slew rate controlled output driver using PLL as compensation circuit," *IEEE J. Solid-State Circuits*, vol. 38, no. 7, pp. 1227–1233, Jul. 2003.
- [15] M.-D. Ker, T.-M. Wang, and F.-L. Hu, "Design on mixed-voltage I/O buffers with slew-rate control in low-voltage CMOS process," in *Proc. IEEE Int. Conf. Electron., Circuits, Syst.*, 2008, pp. 1047–1050.
- [16] V. Narang, B. Arya, and K. Rajagopal, "Novel low delay slew rate control I/Os," in *Proc. 1st Asia Symp. Quality Electron. Design*, 2009, pp. 189–193.
- [17] J.-Y. Park, Y. Koo, D.-K. N. Jeong, W. Kim, C. Yoo, and C. Kim, "A high-speed memory interface circuit tolerant to PVT variations and channel noise," in *Proc. Eur. Solid-State Circuits Conf.*, 2001, pp. 293–296.
- [18] C.-C. Wang, R.-C. Kuo, and J.-W. Liu, "0.9 V to 5 V bidirectional mixed-voltage I/O buffer with an ESD protection output stage," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 8, pp. 612–616, Aug. 2010.
- [19] M.-D. Ker and F.-L. Hu, "Design on mixed-voltage I/O buffers with consideration of hot-carrier reliability," in *Proc. Int. Symp. VLSI Design, Auto. Test*, Apr. 2007, pp. 1–4.
- [20] H. Sanchez, J. Siegel, C. Nicoletta, J. P. Nissen, and J. Alvarez, "A versatile 3.3/2.5/1.8-V CMOS I/O driver built in a 0.2- $\mu$ m, 3.5-nm Tox, 1.8-V CMOS technology," *IEEE J. Solid-State Circuits*, vol. 34, no. 11, pp. 1501–1511, Nov. 1999.
- [21] S.-L. Chen and M.-D. Ker, "An output buffer for 3.3-V applications in a 0.13- $\mu$ m 1/2.5-V CMOS process," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 54, no. 1, pp. 14–18, Jan. 2007.
- [22] A.-J. Annema, G. J. G. M. Geelen, and P. C. de Jong, "5.5-V I/O in a 2.5-V 0.25- $\mu$ m CMOS technology," *IEEE J. Solid-State Circuits*, vol. 36, no. 3, pp. 528–538, Mar. 2001.
- [23] B. Serneels, T. Piessens, M. Steyaert, and W. Dehaene, "A high-voltage output driver in a 2.5-V 0.25- $\mu$ m CMOS technology," *IEEE J. Solid-State Circuits*, vol. 40, no. 3, pp. 576–583, Mar. 2005.
- [24] T.-J. Lee, Y.-C. Liu, and C.-C. Wang, "1.8 V to 5.0 V mixed-voltage-tolerant I/O buffer with 54.59% output duty cycle," in *Proc. IEEE Int. Symp. VLSI Design, Auto., Test*, Apr. 2008, pp. 93–96.
- [25] M.-D. Ker and C.-S. Tsai, "Design of 2.5 V/5 V mixed-voltage CMOS I/O buffer with only thin oxide device and dynamic n-well bias circuit," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2003, vol. 5, pp. 97–100.
- [26] M.-D. Ker and C.-T. Wang, "Design of high-voltage-tolerant ESD protection circuit in low-voltage CMOS processes," *IEEE Trans. Device Mater. Rel.*, vol. 9, no. 1, pp. 49–58, Mar. 2009.



**Chua-Chin Wang** (M'9–SM'04) received the Ph.D. degree in electrical engineering from SUNY (State University of New York) at Stony Brook, NY, USA, in 1992.

He then joined the Department of Electrical Engineering, National Sun Yat-Sen University, Taiwan, and became a full Professor in 1998. He was Chairman of Department of Electrical Engineering, National Sun Yat-Sen University during 2009–2012. His research interests include memory and logic circuit design, communication circuit design, and

interfacing I/O circuits. Particularly, he applies most of his research results on biomedical, memories, consumer electronics, and wireless communication applications, such as implantable ASIC/SOC, DVB-T/H and NTSC TV circuits, low power memory, high speed digital logic, etc.

Dr. Wang has won the Outstanding Youth Engineer Award of Chinese Engineer Association in 1999, and NSC Research Award from 1994 to 1999. In 2000. He co-founded Asuka Semiconductor Inc., which is an IC design house located in renowned Hsinchu Scientific Park, Taiwan, and became Executive Secretary in 2005. In 2005, he was awarded with Best Inventor Award in National Sun Yat-Sen University, Taiwan. In 2006, he won Distinguished Engineering Professor Award of Chinese Institute of Engineers and Distinguished Engineer Award of Chinese Institute of Electrical Engineering in the same year. He also won Distinguished Electrical Engineering Professor Award of Chinese Institute of Electrical Engineers in 2007. In 2008, he won Outstanding Paper Award of 2008 IEEE International Conference of Consumer Electronics. In 2009, he again won Best Inventor Award. He was elevated to be Distinguished Professor of National Sun Yat-Sen University in 2010. He became an IET Fellow in 2012. He has served as program committee members in many international conferences. He was Chair of IEEE Circuits and Systems Society (CASS) for 2007–2008, Tainan Chapter. He was also the founding Chair of IEEE Solid-State Circuits Society (SSCS), Tainan Chapter for 2007–2008, and the founding Consultant of IEEE NSYSU Student Branch. He is also a member of the IEEE CASS Multimedia Systems & Applications (MSA), VLSI Systems and Applications (VSA), Nanoelectronics and Giga-scale Systems (NG), and Biomedical Circuits and Systems (BioCAS) Technical Committees. He was Chair of IEEE CASS Nanoelectronics and Giga-scale Systems (NG) Technical Committee for 2008–2009. Since 2010, he has been invited to be Associate Editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—PART I: REGULAR PAPERS and TRANSACTIONS ON CIRCUITS AND SYSTEMS—PART II: EXPRESS BRIEFS. Currently, he is also serving as Associate Editor of *IEICE Transactions on Electronics*, and *Journal of Signal Processing*. He was General Chair of 2007 VLSI/CAD Symposium. He was General Co-Chair of 2010 IEEE International Symposium on Next-generation Electronics (2010 ISNE). He is General Chair of 2011 IEEE International Conference on IC Design and Technology (2011 ICIDT), and General Chair of 2012 IEEE Asia-Pacific Conference on Circuits & Systems (2012 APCCAS).



**Chih-Lin Chen** (S'10) was born in Taiwan in 1986. He received the B.S. and M.S. degrees in electrical engineering from National Sun Yat-Sen University, Taiwan, in 2008 and 2010, respectively. He is currently working toward the Ph.D. degree in electrical engineering at the National Sun Yat-Sen University. His current research interests are VLSI design, high voltage mixed-signal circuit design, and automobile system design.



**Ron-Chi Kuo** received the B.S. and M.S. degrees in electrical engineering from National Dong Hwa University, Hualien, Taiwan, in 2004 and 2007, respectively. From 2009 to 2011, she was a research engineer staff and a Ph.D. student with National Sun Yat-Sen University, where she focused the research on mixed-voltage I/O buffers and reliability issues. She is currently pursuing the Ph.D. degree in electrical and computer engineering at the University of Florida, Gainesville. Her recent research interests include RF/Microwave Integrated Circuits design and

biomedical radar systems.



**Hsin-Yuan Tseng** was born in Taiwan in 1987. He received the B.S. degree in electronic engineering from National Sun Yat-Sen University, Kaohsiung, Taiwan, in 2010, where he is currently pursuing the M.S. degree in electrical engineering. His recent research interest focuses on I/O design.





**Jen-Wei Liu** received the B.S. and M.S. degrees in electrical engineering from National Sun Yat-Sen University, Taiwan, in 2008 and 2010, respectively. He is currently with Etron Technology, Inc. His research interest includes level-shifting I/O interface for multiple voltage systems.



**Chun-Ying Juan** was born in Taiwan in 1982. He received the M.S. degree in electrical engineering from National Sun Yat-Sen University, Taiwan in 2008. His recent research interest focuses on high voltage mixed-signal design.